



Technology Innovator

**Puya**

# AN1033E

## Application Notes

PY32F071\_PY32F072

Application Notes

### Introduction

The series of PY32F071\_PY32F072 microcontrollers features a high-performance 32-bit ARM® Cortex®-M0+ core, a wide voltage range MCU. They are embedded with up to 128 Kbytes of flash memory and 16 Kbytes of SRAM memory, operating at a maximum frequency of 72 MHz.

This application note will help users understand the attentions for the application of various modules in PY32F071\_PY32F072 and quickly start development.

Table 1 Applicable Products

| Type                   | Product Series    |
|------------------------|-------------------|
| Microcontroller Series | PY32F071、PY32F072 |

## Contents

|                                                                                                                      |    |
|----------------------------------------------------------------------------------------------------------------------|----|
| 1. PWR Configuration .....                                                                                           | 3  |
| 2. ADC Configuration .....                                                                                           | 3  |
| 3. TTCAN System Clock Configuration .....                                                                            | 4  |
| 4. COMP Configuration .....                                                                                          | 4  |
| 5. CRC Configuration .....                                                                                           | 5  |
| 6. DAC Configuration .....                                                                                           | 5  |
| 7. DMA Configuration .....                                                                                           | 5  |
| 8. I2C Configuration .....                                                                                           | 5  |
| 9. LCD Configuration .....                                                                                           | 5  |
| 10. LPTIM Configuration .....                                                                                        | 6  |
| 11. RCC Configuration .....                                                                                          | 7  |
| 12. SPI Configuration .....                                                                                          | 7  |
| 13. TIMER Configuration .....                                                                                        | 7  |
| 14. USB Configuration .....                                                                                          | 7  |
| 15. FLASH Configuration .....                                                                                        | 7  |
| 16. OPTION Configuration .....                                                                                       | 7  |
| 17. Version History .....                                                                                            | 10 |
| Appendix 1 .....                                                                                                     | 11 |
| 1.1 The routine of using timed wake-up to feed dog in the low power mode of PY32F071/PY32F072 (LL Library) .....     | 11 |
| 1.2 The routine of using timed wake-up to feed dog in the low power mode of PY32F071/PY32F072 (HAL Library) .....    | 16 |
| Appendix 2 .....                                                                                                     | 20 |
| 2.PY32F071 reads the Vreferint 1.2V actual value stored in the information area (see 2.3 for specific address) ..... | 20 |

## 1. PWR Configuration

- In order to improve the stability of the system, the watchdog function must be enabled.
- It is recommended to enable the watchdog in the Option and set the watchdog overflow time according to actual conditions through software.
- Once the watchdog is enabled, it cannot be turned off by software. Therefore, in low power consumption modes, an LPTIM timer should be used to wake up and feed the watchdog. (refer to example routines in Appendix 1)
- When using event wakeup in Sleep mode, if the EXTI module clock and the CPU clock are one clock source, the divider frequency must not be used.

## 2. ADC Configuration

### 2.1 ADC Software Configuration

- Since the ADC only sets an EOC (End of Conversion) flag after all channels have completed conversion, it is not possible to use non-DMA multi-channel sampling. (You can set non-continuous mode to enable, and an EOC flag will be generated after each channel conversion.)
- Software should judge EOC pulled low before starting Start to avoid EOC and Start signals occurring simultaneously.
- ADC injected mode cannot be used.
- When the system clock is 8M and the ADC CLOCK is divided by two, the ADC cannot be calibrated.
- When configuring the sample time of channel 16 (OPA3\_IN), channel 0 and channel 16 need to be configured as the same sample time.
- When using TIMER\_CC/TIMER\_TRGO to trigger ADC conversion, the ADC clock must not be divided by 8.

### 2.2 ADC Hardware Configuration

- The voltage of the ADC channel must not exceed  $V_{CC}+0.3V$  (even if the ADC channel is not configured as an AD function), otherwise the ADC sampling will be inaccurate.

### 2.3 Vreferint 1.2V

- The actual value of the Vreferint 1.2V which the chip uses is placed in the information area (0x1FFF3020) in FLASH. (The high 16 bits are the actual value and the low 16 bits are the inverse code.) The procedure for reading Vreferint 1.2V is shown in

## Appendix 2:

Memory 1

Address: 0x1FFF3020

|             |          |          |          |          |          |          |          |          |          |          |          |
|-------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| 0x1FFF3020: | 1205EDFA | FFFFFFF  | FFFFFFF  | 1520EADF | 2141DEBE | 2662D99D | FFFFFFF  | C0E43F1B | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF304C: | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF3078: | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF30A4: | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF30D0: | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF30FC: | FFFFFFF  | 2755D9AA | FE0001F  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | 0000FFFF | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF3128: | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF3154: | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF3180: | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF31AC: | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF31D8: | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | FFFFFFF  | 0000D07  |
| 0x1FFF3204: | FFFFFFF  | 00002EC9 | FFFFFFF  | 00004ED0 | FFFFFFF  | 00006EFC | FFFFFFF  | 00008EF8 | FFFFFFF  | 00003B5  | FFFFFFF  |
| 0x1FFF3230: | 00000481 | FFFFFFF  | 00481E1E | FFFFFFF  | 0120001E | FFFFFFF  | 000036B0 | FFFFFFF  | 000036B0 | FFFFFFF  | 03200FA0 |
| 0x1FFF325C: | FFFFFFF  | 00903C3C | FFFFFFF  | 0240003C | FFFFFFF  | 00006D60 | FFFFFFF  | 00006D60 | FFFFFFF  | 06401F40 | FFFFFFF  |
| 0x1FFF3288: | 01207878 | FFFFFFF  | 04800078 | FFFFFFF  | 0000DAC0 | FFFFFFF  | 0000DAC0 | FFFFFFF  | 0C803E80 | FFFFFFF  | 018FA6A6 |
| 0x1FFF32B4: | FFFFFFF  | 063900A6 | FFFFFFF  | 00012E6C | FFFFFFF  | 00012E6C | FFFFFFF  | 11485668 | FFFFFFF  | 0180B4B4 | FFFFFFF  |
| 0x1FFF32E0: | 06C000B4 | FFFFFFF  | 00014820 | FFFFFFF  | 00014820 | FFFFFFF  | 12C05DC0 | FFFFFFF  | 5A000A55 | FFFFFFF  | AA5555AA |
| 0x1FFF330C: | FFFFFFF  | 55AA0A55 | FFFFFFF  | AA5555AA | FFFFFFF  | FF1C0E03 | FFFFFFF  | FF770088 | FFFFFFF  | FFFFFFF  | FFFFFFF  |
| 0x1FFF3338: | FFFFFFF  | FFFFFFF  | C7D3082  | FFFFFFF  | FF1F00E0 | FFFFFFF  | FFFFFF00 | FFFFFFF  | FFFFF000 | FFFFFFF  | FC1A03E5 |
| 0x1FFF3364: | FFFFFFF  | FFFFFFF  | FFFFFFF  | F59A0A05 | FFFFFFF  | FF770088 | FFFFFFF  | FF770088 | FFFFFFF  | FFFF0000 | FFFFFFF  |

- When sampling the internal reference voltage of 1.2V, the result calculated through the ADC sampling time conversion formula should be at least 20 microseconds. The methods are as follows:
  - a) Reduce the resolution.
  - b) Decrease the ADC clock frequency.
  - c) Increase the ADC sampling period.

**The total conversion time is calculated as follows:**

$$t_{\text{CONV}} = \text{Sampling Time 采样时间} + (\text{Conversion Resolution} + 0.5) \times \text{ADC Clock Cycle}$$

**For example:**

**When ADC\_CLK = 12MHz, the resolution is 12 bits, and the sampling time is 239.5 ADC clock cycles:**

$$\mathbf{t_{CONV} = (239.5 + 12.5) \times ADC \text{ Clock Cycle} = 252 \times ADC \text{ Clock Cycle} = 21 \mu s}$$

### 3. TTCAN System Clock Configuration

- The system clock must not be lower than 0.75 times the clock of the CAN module.(e.g. The clock for CAN is 20 MHz, so the system clock must not be lower than 15 MHz.)

## 4. COMP Configuration

- When the COMPx\_INM input signal to the comparator is an internal analogue voltage source (e.g. VREFINT, TSVIN, VREF1P2), the external input channel COMPx\_INP requires an addition of a capacitor (1nF) to ground.

## 5. CRC Configuration

- DMA mode is prohibited.
- Continuous operations on the CRC\_DR register are prohibited, it is recommended to use the library, which contains mitigations.

## 6. DAC Configuration

- In the triangle wave generation and noise wave generation modes, DHR will maintain the value from the previous cycle.

## 7. DMA Configuration

- When transferring data using DMA, you must wait for the DMA transfer to complete before you can disable DMA; otherwise, you will need to perform a forced Reset and reinitialize DMA to use it properly.

## 8. I2C Configuration

- When using DMA for I2C data transfer, you need to configure the DMA source address and destination address before enabling the I2C's DMA\_EN.

## 9. LCD Configuration

- When writing data to the same LCD\_RAMx register, it is necessary to write the data within 2 lcd clk cycles, and then wait for 2 pclk + 1 lcd clk cycles before continuing to write the data. (refer to the following)

```
#define Delay 40*2

LCD_HandleTypeDef LcdHandle;
int main()
{
    RatioNops = Delay * (SystemCoreClock / 1000000U) / 4;
    HAL_LCD_Write(&LcdHandle, LCD_RAM_REGISTER0, 0x0f0f0f0f);
    APP_DelayNops(RatioNops);/* Delay 2 pclk + 1 lcd clk cycles, about 80us
    HAL_LCD_Write(&LcdHandle, LCD_RAM_REGISTER0, 0xf0f0f0f0);
}

static void APP_DelayNops(uint32_t Nops)
{
    for(uint32_t i=0; i<Nops;i++)
    {
        __NOP();
    }
}
```

- After writing to RAM, you must wait for 2 LCD clock cycles before entering STOP mode. (refer to the following)

```
#define Delay 40*2
LCD_HandleTypeDef LcdHandle;

int main()
{
    RatioNops = Delay * (SystemCoreClock / 1000000U) / 4;

    HAL_LCD_Write(&LcdHandle, LCD_RAM_REGISTER0, 0x0f0f0f0f);

    APP_DelayNops(RatioNops);/* Delay 2 lcd clk cycles, about 80us
}

while(1)
{
    /* Suspend SysTick interrupt */
    HAL_SuspendTick();
    /* Enter Stop Mode and Wakeup by WFI */
    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,
    PWR_STOPENTRY_WFI);
    /* Resume SysTick */
    HAL_ResumeTick();
}

static void APP_DelayNops(uint32_t Nops)
{
    for(uint32_t i=0; i<Nops;i++)
    {
        __NOP();
    }
}
```

## 10. LPTIM Configuration

- When LPTIM uses RCC\_CCIPR->LPTIMSEL to select PCLK as the clock source, the pre-scaler cannot be set to 1, otherwise LPTIM has a probability of running abnormally.
- When LPTIM uses the RSTARE function, the interval between two reads of the CNT registers should satisfy 4 LSI clocks.

### 10.1 LPTIM Continuous Mode

- LPTIM continuous mode must clear ARRMCF each time before entering STOP and wait for 1 LSI clock cycle\*PSC factor.(Approx. 40us\*PSC including programme execution time.)
- Changing the LPTIM reload value requires a wait of 4 LSI clock cycles \* PSC factor.(Approx. 160us\*PSC including programme execution time.)

### 10.2 LPTIM Once Mode

- LPTIM once mode wake-up from STOP and wait 4 LSI clock cycles before entering STOP again. (Takes about 160us, including programme execution time.)
- Wait 4 LSI clock cycles when changing the reload value LPTIM\_ARR. (Approx. 160us including programme execution time.)

## 11. RCC Configuration

- When the APB crossover coefficient is greater than 1, after resetting the module, (n+2) \_\_nop() null instructions is required to be added before performing read and write operations on the module registers. n is the APB crossover coefficient.
- If the MCU's HSIIDIV doesn't equal 0 in the actual code, the HSI needs to be reconfigured after the mcu wakes up from the STOP mode.

## 12. SPI Configuration

- When SPI is used as a slave transmitter, it is necessary to clear SPI\_EN to 0 and then set SPI\_EN to 1 before sending each frame of data.

## 13. TIMER Configuration

- When enabling the CC interrupt, the corresponding prescaler coefficient PSC must not be higher than 80.
- TIMER prescaler must be set to 1; otherwise, it will cause the MCU to enter interrupts repeatedly.

## 14. USB Configuration

- The USB 48MHz clock must be turned on first.
- USB requires clearing the endpoint FIFO before enabling endpoint interrupts.

## 15. FLASH Configuration

- FLASH only supports Page erase and Page write, a Page is 256 bytes, the start address can only be Page aligned; (e.g. start address 0x08005000, 0x08005100, etc.)
- Every time Page write must be preceded by Page erase.

## 16. OPTION Configuration

- When mass production, Option operation needs to be configured in the Option Byte configuration of the programmer, and the function that operates Option in the program

should be blocked.

- It is recommended that the customer program enables write protection, which is set in Option, as shown in Figure 16-1 and Figure 16-2.




Figure 16-1 Power Write Operation Option Write Protection




Figure 16-2 XW operation Option write protection

- When configuring the Option of the programmer, you need to check the "Smart Reset" function or "Restart the chip after programming" (programmers typically have similar options that need to be selected). The specific steps are shown in Figures 16-3, Figure 16-4.




Figure 16-3 Power Write Operation Tick 'Reboot Chip After Programming'




Figure 16-4 XW Operation 'Smart Reset'

## 17. Version History

| Version | Date       | Update Records                                                                                                                     |
|---------|------------|------------------------------------------------------------------------------------------------------------------------------------|
| V1.0    | 2023.06.15 | Initial release                                                                                                                    |
| V1.1    | 2024.07.01 | Added PWR, modified chapters 4、 6、 14、 15,<br>added chapters 5、 8、 9、 11、 12、 13、 16、 17、 18、 19、 20、<br>Appendix 1                |
| V1.2    | 2024.08.25 | Merged chapters 2、 3、 4; merged chapters 11、 12<br>Added chapter 15<br>modified chapters 2、 8、 11、 13                              |
| V1.3    | 2024.11.04 | Added content of Chapter 2 Vreferint 1.2V<br>Merged chapters 2、 3、 4; merged chapters 14、 15<br>Modified content of chapters 7、 17 |
| V1.4    | 2025.06.16 | Modify COMP module contents                                                                                                        |
| V1.5    | 2025.07.28 | Modify LPTIM module contents                                                                                                       |
|         |            |                                                                                                                                    |



Puya Semiconductor Co., Ltd.

### IMPORTANT NOTICE

Puya reserve the right to make changes, corrections, enhancements, modifications to Puya products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information of Puya products before placing orders.

Puya products are sold pursuant to terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice and use of Puya products. Puya does not provide service support and assumes no responsibility when products that are used on its own or designated third party products.

Puya hereby disclaims any license to any intellectual property rights, express or implied.

Resale of Puya products with provisions inconsistent with the information set forth herein shall void any warranty granted by Puya.

Any with Puya or Puya logo are trademarks of Puya. All other product or service names are the property of their respective owners.

The information in this document supersedes and replaces the information in the previous version.

Puya Semiconductor Co., Ltd. – All rights reserved

## Appendix 1

### 1.1 The routine of using timed wake-up to feed dog in the low power mode of

#### PY32F071/PY32F072 (LL Library)

```
#define Delay          40*4
int main(void)
{
    /* Configure system clock */
    APP_SystemClockConfig();

    /* Initialize LED */
    BSP_LED_Init(LED_GREEN);

    APP_GpioConfig();
    /* Initialize button */
    BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_GPIO);

    /* Configure EXTI Line29 corresponding to LPTIM as interrupt wake-up mode */
    LL_EXTI_EnableIT(LL_EXTI_LINE_29); /* Enable EXTI Line 29 interrupt wakeup */
    LL_EXTI_DisableEvent(LL_EXTI_LINE_29); /* Disable EXTI Line 29 event wakeup */

    /* Configure LPTIM clock source as LSI */
    APP_ConfigLptimClock();
    APP_LwdgConfig();
    /* Initialize LPTIM */
    LPTIM_InitStruct.Prescaler = LL_LPTIM_PRESCALER_DIV128; /* Prescaler: 128 */
    LPTIM_InitStruct.UpdateMode = LL_LPTIM_UPDATE_MODE_IMMEDIATE; /* Immediate update mode */
    if (LL_LPTIM_Init(LPTIM, &LPTIM_InitStruct) != SUCCESS)
    {
        APP_ErrorHandler();
    }

    /* Turn on LED */
    BSP_LED_On(LED_GREEN);

    /* Wait for the button to be pressed */
    while (BSP_PB_GetState(BUTTON_USER) != 0)
    {
    }

    /* Turn off LED */
    BSP_LED_Off(LED_GREEN);

    /* Calculate the value required for a delay of macro-defined(Delay) */
    RatioNops = Delay * (SystemCoreClock / 1000000U) / 4;

    /* Configure LPTIM and enable interrupt */
    APP_ConfigLptim();

    while (1)
    {
        /* LPTIM must be disabled to restore internal state before next time enter stop mode */
        LL_LPTIM_Disable(LPTIM);
    }
}
```

```

/* Wait at least three LSI times for the completion of the disable operation */
APP_DelayNops(RatioNops);

/* Enable LPTIM */
LL_LPTIM_Enable(LPTIM);

/* Set auto-reload value */
LL_LPTIM_SetAutoReload(LPTIM, 51);

/* Start in once mode */
LL_LPTIM_StartCounter(LPTIM, LL_LPTIM_OPERATING_MODE_ONESHOT);

/* Enable STOP mode */
APP_EnterStop();

/* PB1 toggle */
LL_GPIO_TogglePin(GPIOB, LL_GPIO_PIN_1);
}
}

/**
 * @brief Configure LPTIM clock
 * @param None
 * @retval None
 */
static void APP_ConfigLptimClock(void)
{
/* Enable LSI */
LL_RCC_LSI_Enable();
while(LL_RCC_LSI_IsReady() != 1)
{
}

/* Select LPTIM clock source as LSI */
LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_LSI);

/* Enable LPTIM clock */
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPTIM1);
}

/**
 * @brief Delayed by NOPS
 * @param None
 * @retval None
 */
static void APP_IwdgConfig(void)
{
/* Enable LSI */
LL_RCC_LSI_Enable();
while (LL_RCC_LSI_IsReady() == 0U) {;}

/* Enable IWDG */
LL_IWDG_Enable(IWDG);

/* Enable write access */
LL_IWDG_EnableWriteAccess(IWDG);

/* Set IWDG prescaler */

```

```

LL_IWDG_SetPrescaler(IWDG, LL_IWDG_PRESCALER_32);

/* Set watchdog reload counter */
LL_IWDG_SetReloadCounter(IWDG, 1024); /* T*1024=1s */

/* IWDG initialization*/
while (LL_IWDG_IsReady(IWDG) == 0U) {}

/* Feed the watchdog */
LL_IWDG_ReloadCounter(IWDG);
}
static void APP_DelayNops(uint32_t Nops)
{
    for(uint32_t i=0; i<Nops;i++)
    {
        __NOP();
    }
}

/**
 * @brief GPIO configuration program
 * @param None
 * @retval None
 */
static void APP_GpioConfig(void)
{
    /* Enable GPIOB clock */
    LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);

    /* Configure PB1 in output mode */
    LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_1, LL_GPIO_MODE_OUTPUT);
}

/**
 * @brief Configure LPTIM
 * @param None
 * @retval None
 */
static void APP_ConfigLptim(void)
{
    /* Enable LPTIM1 interrupt */
    NVIC_SetPriority(TIM6_LPTIM1_DAC_IRQn, 0);
    NVIC_EnableIRQ(TIM6_LPTIM1_DAC_IRQn);

    /* Enable LPTIM ARR match interrupt */
    LL_LPTIM_EnableIT_ARRM(LPTIM);
}

/**
 * @brief Enter STOP mode
 * @param None
 * @retval None
 */
static void APP_EnterStop(void)
{
    /* Enable PWR clock */
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);

```

```

/* VCORE = 0.8V when enter stop mode */
LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_0P8V);

/* Enable Low Power Run mode */
LL_PWR_EnableLowPowerRunMode();

/* Enter DeepSleep mode */
LL_LPM_EnableDeepSleep();

/* Request Wait For interrupt */
__WFI();

LL_LPM_EnableSleep();
}

/**
 * @brief   System clock configuration function
 * @param   None
 * @retval  None
 */
static void APP_SystemClockConfig(void)
{
    /* Enable HSI */
    LL_RCC_HSI_Enable();
    while(LL_RCC_HSI_IsReady() != 1)
    {
    }

    /* Set AHB prescaler */
    LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);

    /* Configure HSISYS as system clock source */
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSISYS);
    while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSISYS)
    {
    }

    /* Set APB1 prescaler*/
    LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
    LL_Init1msTick(8000000);

    /* Update system clock global variable SystemCoreClock (can also be updated by calling
    SystemCoreClockUpdate function) */
    LL_SetSystemCoreClock(8000000);
}

/**
 * @brief   LPTIM interrupt callback program
 * @param   None
 * @retval  None
 */
void APP_LptimIRQCallback(void)
{
    if((LL_LPTIM_IsActiveFlag_ARRM(LPTIM) == 1) && (LL_LPTIM_IsEnabledIT_ARRM(LPTIM) == 1))
    {
        /* Clear autoreload match flag */
        LL_LPTIM_ClearFLAG_ARRM(LPTIM);

        LL_IWDG_ReloadCounter(IWDG);
    }
}

```

```
    /* LED Toggle */  
    BSP_LED_Toggle(LED_GREEN);  
}  
}  
  
/**  
 * @brief This function is executed in case of error occurrence.  
 * @param None  
 * @retval None  
 */  
void APP_ErrorHandler(void)  
{  
    /* Infinite loop */  
    while (1)  
    {  
    }  
}
```

## 1.2 The routine of using timed wake-up to feed dog in the low power mode of PY32F071/PY32F072 (HAL Library)

```
#define Delay          40*4
int main(void)
{
    EXTI_ConfigTypeDef    ExtiCfg = {0};

    /* Reset of all peripherals, Initializes the SysTick */
    HAL_Init();

    /* Clock configuration */
    APP_RCCOscConfig();

    /* Initialize LED */
    BSP_LED_Init(LED_GREEN);

    APP_GpioConfig();

    /* Initialize button */
    BSP_PB_Init(BUTTON_USER,  BUTTON_MODE_GPIO);

    /* LPTIM initialization */
    LPTIMConf.Instance = LPTIM1; /* LPTIM1 */
    LPTIMConf.Init.Prescaler = LPTIM_PRESCALER_DIV128; /* Prescaler: 128 */
    LPTIMConf.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE; /* Immediate update mode */
    /* Initialize LPTIM */
    if (HAL_LPTIM_Init(&LPTIMConf) != HAL_OK)
    {
        APP_ErrorHandler();
    }

    /* Configure EXTI Line as interrupt wakeup mode for LPTIM */
    ExtiCfg.Line = EXTI_LINE_29;
    ExtiCfg.Mode = EXTI_MODE_INTERRUPT;
    /* The following parameters do not need to be configured */
    /* ExtiCfg.Trigger */
    /* ExtiCfg.GPIOSEL */
    HAL_EXTI_SetConfigLine(&ExtiHandle,  &ExtiCfg);

    /* Enable LPTIM1 interrupt */
    HAL_NVIC_SetPriority(TIM6_LPTIM1_DAC_IRQn,  0,  0);
    HAL_NVIC_EnableIRQ(TIM6_LPTIM1_DAC_IRQn);
    APP_IwdgConfig();
    /* Turn on LED */
    BSP_LED_On(LED_GREEN);

    /* Wait for the button to be pressed */
    while (BSP_PB_GetState(BUTTON_USER) != 0)
    {
    }

    /* Turn off LED */
    BSP_LED_Off(LED_GREEN);

    /* Calculate the value required for a delay of macro-defined(Delay) */
}
```

```

RatioNops = Delay * (SystemCoreClock / 1000000U) / 4;

while (1)
{
    /* LPTIM must be disabled to restore internal state before next time enter stop mode */
    __HAL_LPTIM_DISABLE(&LPTIMConf);

    /* Wait at least three LSI times for the completion of the disable operation */
    APP_DelayNops(RatioNops);

    /* Configure LPTIM for once mode and enable interrupt */
    HAL_LPTIM_SetOnce_Start_IT(&LPTIMConf, 51);

    /* Suspend SysTick interrupt */
    HAL_SuspendTick();

    /* VCORE = 0.8V when enter stop mode */
    PwrStopModeConf.LPVoltSelection = PWR_STOPMOD_LPR_VOLT_0P8V;
    PwrStopModeConf.FlashDelay = PWR_WAKEUP_HSIEN_AFTER_MR;
    PwrStopModeConf.WakeUpHsiEnableTime = PWR_WAKEUP_FLASH_DELAY_1US;
    HAL_PWR_ConfigStopMode(&PwrStopModeConf);

    /* Enter Stop Mode and Wakeup by WFI */
    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,
PWR_STOPENTRY_WFI);

    /* Resume SysTick */
    HAL_ResumeTick();
    if (HAL_IWDG_Refresh(&IwdgHandle) != HAL_OK)
    {
        APP_ErrorHandler();
    }
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
}
}
static void APP_IwdgConfig()
{
    IwdgHandle.Instance = IWDG; /* Select IWDG */
    IwdgHandle.Init.Prescaler = IWDG_PRESCALER_32; /* Configure prescaler as 32 */
    IwdgHandle.Init.Reload = (1024); /* IWDG counter reload value is 1024, 1s */
    /* Initialize IWDG */
    if (HAL_IWDG_Init(&IwdgHandle) != HAL_OK)
    {
        APP_ErrorHandler();
    }
}
}
/**
 * @brief LPTIM AutoReloadMatchCallback
 * @param None
 * @retval None
 */
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *LPTIMConf)
{
    BSP_LED_Toggle(LED_GREEN);
}
/**

```

```

* @brief   Clock configuration function
* @param   None
* @retval  None
*/
static void APP_RCCOscConfig(void)
{
    RCC_OscInitTypeDef OSCINIT = {0};
    RCC_PeriphCLKInitTypeDef LPTIM_RCC = {0};

    /* Oscillator configuration */
    OSCINIT.OscillatorType = RCC_OSCILLATORTYPE_LSI ;           /* Select oscillator LSI */
    OSCINIT.LSIState = RCC_LSI_ON;                             /* Enable LSI */
    OSCINIT.PLL.PLLState = RCC_PLL_NONE;                       /* PLL configuration unchanged */
*/
    /*OSCINIT.PLL.PLLSource = RCC_PLLSOURCE_HSI;*/
    /*OSCINIT.PLL.PLLMUL = RCC_PLL_MUL2;*/
    /* Configure oscillator */
    if (HAL_RCC_OscConfig(&OSCINIT) != HAL_OK)
    {
        APP_ErrorHandler();
    }

    /* LPTIM clock configuration */
    LPTIM_RCC.PeriphClockSelection = RCC_PERIPHCLK_LPTIM;      /* Select peripheral clock:
LPTIM */
    LPTIM_RCC.LptimClockSelection = RCC_LPTIMCLKSOURCE_LSI;    /* Select LPTIM clock
source: LSI */
    /* Peripheral clock initialization */
    if (HAL_RCCEX_PeriphCLKConfig(&LPTIM_RCC) != HAL_OK)
    {
        APP_ErrorHandler();
    }

    /* Enable LPTIM clock */
    __HAL_RCC_LPTIM_CLK_ENABLE();
}

/**
* @brief   Configure GPIO
* @param   None
* @retval  None
*/
static void APP_GpioConfig(void)
{
    /* Configuration pins */
    GPIO_InitTypeDef GPIO_InitStructure = {0};
    __HAL_RCC_GPIOB_CLK_ENABLE();                             /* Enable the GPIO clock*/
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;            /* GPIO mode is OutputPP */
    GPIO_InitStructure.Pull = GPIO_PULLUP;                    /* pull up */
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;          /* The speed is high */
    GPIO_InitStructure.Pin = GPIO_PIN_1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
}

/**
* @brief   Delayed by NOPS
* @param   None
* @retval  None
*/

```

```
static void APP_DelayNops(uint32_t Nops)
{
    for(uint32_t i=0; i<Nops;i++)
    {
        __NOP();
    }
}

/**
 * @brief   This function is executed in case of error occurrence.
 * @param   None
 * @retval  None
 */
void APP_ErrorHandler(void)
{
    /* Infinite loop */
    while (1)
    {
    }
}
```

## Appendix 2

**2.PY32F071 reads the Vreferint 1.2V actual value stored in the information area (see 2.3 for specific address).**

```
#define HAL_VREF_INT      (*(uint8_t*)(0x1fff3023))
#define HAL_VREF_DEC      (*(uint8_t*)(0x1fff3022))
#define vref_int          (*(uint8_t*)(HAL_VREF_INT))    //Store the integer part of the
reference voltage
#define vref_dec          (*(uint8_t*)(HAL_VREF_DEC))    // Store the fractional part of the
reference voltage
float vref;        // Reference voltage value

static uint8_t Bcd2ToByte(uint8_t Value)
{
    uint32_t tmp = 0U;
    tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
    return (tmp + (Value & (uint8_t)0x0F));
}

float read_1_2V(void)
{
    uint8_t data_vref_int, data_vref_dec;
    data_vref_int = Bcd2ToByte(HAL_VREF_INT);
    data_vref_dec = Bcd2ToByte(HAL_VREF_DEC);

    // Initialize all peripherals, flash interface, systick
    vref = data_vref_int/10;    //Calculate the reference voltage
    vref = vref + ((data_vref_int%10)*0.1 + data_vref_dec*0.001);
    return vref;
}
```